Sunday May 20
Move
Display 0 | 5 | 10 | 15 Stories

General

Topics
Top Story

PRAM model of Parallel Computation

PRAM model of Parallel Computation

  A PRAM consists of a control unit, global memory, and an unbounded set of processors,each with its...

The Crisis of Credit Visualized

A Vimeo video by Jonathan Jarvis attempting to visually explain the credit crisis -   The Crisis...

How to carry money while travelling

If you are planning to go abroad for any purpose, like higher studies, tourism or business purpose,...

How to call from US to india

  There are many ways to call back to india You can take a sim card from the Matrix company and...

Translation of source code to object module : The Preprocessor Compilation Process

The preposessor (We'll be talking of the C preprocessor) is a seperate program invoked by the compiler...

Virtua Kitchen - The Kitchen Operating System

What is a Synergistic Processing Element / SPE

What is a Power Processor Element / PPE

What is the Element Interconnect Bus / EIB

What is the Cell Architecture

Why use Automated Testing Tools

What is the Software Testing Life Cycle (STLC)

What is Software Testing

AudioSurf - Ride Your Music !

Ubuntu 8.10 is out!

What is a Power Processor Element / PPE

(0 votes, average: 0 out of 5)





 

The PPE is the Power Architecture based, two-way multithreaded core acting as the controller for the eight SPEs, which handle most of the computational workload. The PPE will work with conventional operating systems due to its similarity to other 64-bit PowerPC processors, while the SPEs are designed for vectorized floating point code execution. The PPE contains a 32 KiB instruction and a 32 KiB data Level 1 cache and a 512 KiB Level 2 cache. The size of a cache line is 128 bytes. Additionally, IBM has included an AltiVec unit which is fully pipelined for single precision floating point. (Altivec does not support double precision floating-point vectors.) Each PPU can complete two double precision operations per clock cycle using a scalar-fused multiply-add instruction, which translates to 6.4 GFLOPS at 3.2 GHz; or eight single precision operations per clock cycle with a vector fused-multiply-add instruction, which translates to 25.6 GFLOPS at 3.2 GHz.



Add this page to your favorite Social Bookmarking websites
Reddit! Del.icio.us! Google! Live! Facebook! Slashdot! Technorati! StumbleUpon! Spurl! Furl! Yahoo! Squidoo! Ask! DZone! Free Joomla PHP extensions, software, information and tutorials.



Comments

B
i
u
Quote
Code
List
List item
URL
Name *
Code   
ChronoComments by Joomla Professional Solutions
Submit Comment

Tag Cloud

Login Form